#### 09915792 CLS

Most Frequently Occurring Classifications of Patents Returned From A Search of 09915792 on October 28, 2003

## 716/17 3 716/8 2 365/200 2 716/10 2 716/11 2 716/12 2 716/6 2 716/9 Cross-Reference Classifications 5 716/16 5 716/18 5 716/6 3 257/211 3 716/10 3 716/2 3 716/8 3 716/9 2 257/205 2 257/208 2 257/E23.151 2 257/E27.106 2 326/21 2 370/517 2 716/1 2 716/14 2 716/17 Combined Classifications 7 716/6 6 716/16 6 716/17 6 716/8 5 716/10 5 716/18 5 716/9 4 326/93 3 257/211 3 716/11 3 716/12 3 716/2 2 257/205

Original Classifications

4 326/93

## 09915792\_CLS

- 2 257/207
- 2 257/208
- 2 257/E23.151
- 2 257/E27.106
- 2 326/21
- 2 365/200
- 2 365/230.05 2 365/230.05 2 370/517 2 375/376 2 714/724 2 716/1

- 2 716/14 2 716/3
- 2 716/4
- 2 716/5

 ${\tt 09915792\_CLSTITLES}\\ {\tt Titles\ of\ Most\ Frequently\ Occurring\ Classifications\ of\ Patents\ Returne}\\$ 

From A Search of 09915792 on October 28, 2003

7 h wi	716/6 Class 716/1 716/4 716/5 dth)	(2 OR, 5 XR) 716: DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK CIRCUIT DESIGN .Testing or evaluatingDesign verification (e.g., wiring line capacitance, fan-out checking, minimum patTiming analysis (e.g., delay time, path delay, latch timing)		
6				
6				
6	716/8 Class 716/1 716/8			
5	Class 716/1 716/8 716/10	(2 OR, 3 XR) 716: DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK CIRCUIT DESIGN .FloorplanningConstraint-based placement (e.g., critical block assignment, delay limits, wiring capa		
citance)				
5	716/18 Class	(0 OR, 5 XR) 716: DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK		

# 09915792\_CLSTITLES

716/1 CIRCUIT DESIGN
716/18 .Logical circuit synthesizer

5 716/9 (2 OR, 3 XR)

Class 716: DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK

716/1 CIRCUIT DESIGN 716/8 .Floorplanning

716/9 ..Detailed placement (i.e., iterative improvement)

4 326/93 (4 OR, 0 XR)

Class 326: ELECTRONIC DIGITAL LOGIC CIRCUITRY

326/93 CLOCKING OR SYNCHRONIZING OF LOGIC STAGES OR GATES

3 257/211 (0 OR, 3 XR)

Class 257: ACTIVE SOLID-STATE DEVICES

257/202 GATE ARRAYS

257/208 .With particular signal path connections

257/211 ..Multi-level metallization

3 716/11 (2 OR, 1 XR)

Class 716: DATA PROCESSING: DESIGN AND ANALYSIS OF

CIRCUIT OR SEMICONDUCTOR MASK

716/1 CIRCUIT DESIGN

716/8 .Floorplanning

716/11 ..Layout editor (e.g., updating)

3 716/12 (2 OR, 1 XR)

Class 716: DATA PROCESSING: DESIGN AND ANALYSIS OF

CIRCUIT OR SEMICONDUCTOR MASK

716/1 CIRCUIT DESIGN

716/12 .Routing (e.g., routing map, netlisting)

3 716/2 (0 OR, 3 XR)

Class 716: DATA PROCESSING: DESIGN AND ANALYSIS OF

CIRCUIT OR SEMICONDUCTOR MASK

716/1 CIRCUIT DESIGN

716/2 .Optimization (e.g., redundancy, compaction)

2 257/205 (0 OR, 2 XR)

Class 257: ACTIVE SOLID-STATE DEVICES

257/202 GATE ARRAYS

257/204 .Having specific type of active device (e.g.,

CMOSI

257/205 ... With bipolar transistors or with FETs of onl

### 09915792 CLSTITLES

one channel conductivity type (e.g., enhanc

#### ement-depletion

FETs)

2 257/207 (1 OR, 1 XR)

Class 257: ACTIVE SOLID-STATE DEVICES

257/202 GATE ARRAYS

257/207 .With particular power supply distribution

means

2 257/208 (0 OR, 2 XR)

Class 257: ACTIVE SOLID-STATE DEVICES

257/202 GATE ARRAYS

257/208 .With particular signal path connections

2 257/E23.151 (0 OR, 2 XR)

Class 257: ACTIVE SOLID-STATE DEVICES

257/E23.139 ...Liquid at normal operating temperature of

device (EPO)

257/E23.141 .Arrangements for conducting electric current

within device in operation from one compo

nent to another,

interconnections, e.g., wires, lead frame

s (EPO)

257/E23.142 ...Including external interconnections

consisting of multilayer structure of cond

uctive and

insulating layers inseparably formed on se

miconductor body

(EPO)

257/E23.151 ...Geometry or layout of interconnection

structure (EPO)

2 257/E27.106 (0 OR, 2 XR)

Class 257: ACTIVE SOLID-STATE DEVICES

257/E27.006 .Including piezo-electric, electro-resistive,

or magneto-resistive component (EPO)

257/E27.009 .Including semiconductor component with at

least one potential barrier or surface

barrier adapted

for

rectifying, oscillating, amplifying, or

switching, or

Including integrated passive circuit el

ements (EPO)

257/E27.01 ..With semiconductor substrate only (EPO)

257/E27.07 ...Including a plurality of individual

components in a repetitive configuration

## 09915792 CLSTITLES

, ,			09915792_CLSTITLES
(1	EPO)	257/E27.105 257/E27.106	
	2	326/21 (0 Class 326 326/21	: ELECTRONIC DIGITAL LOGIC CIRCUITRY
	2		: STATIC INFORMATION STORAGE AND RETRIEVAL READ/WRITE CIRCUIT
	2	365/230.01	OR, 1 XR) : STATIC INFORMATION STORAGE AND RETRIEVAL ADDRESSING .Multiple port access
	2	370/517 (0 Class 370 370/473	: MULTIPLEX COMMUNICATIONS
		370/498	.Combining or distributing information via tim
e		370/503 370/516 370/517	channelsSynchronizingAdjusting for phase or jitterIncluding delay device
	2	375/376 (1 Class 375 375/354 375/371	: PULSE OR DIGITAL COMMUNICATIONS SYNCHRONIZERS
		375/373 375/376	Phase lockingPhase locked loop
	2	714/724 (1 Class 714	OR, 1 XR) : ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY
		714/699 714/724	PULSE OR DATA ERROR HANDLING .Digital logic testing
	2		OR, 2 XR) : DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK
		716/1	CIRCUIT DESIGN

# 09915792\_CLSTITLES

2	716/14 Class 716/1 716/12 716/14	.Routing (e.g., routing map, netlisting)
2		
2		
2 wid	Class 716/1 716/4 716/5	CIRCUIT OR SEMICONDUCTOR MASK CIRCUIT DESIGN
WIG	· CII /	

## 09915792\_QUAL

6644666666655666555555666445555555555666666	78209 78209 782067 7820953 782238 82258 82258 822169 822169 822169 822169 8230 8230 8230 8230 8230 8230 8230 8230	$\begin{array}{c} 618444444444444444444444444444444444444$
651 660 544 630 560 560 618	18793 09241	46 46 45 45 44 44

# 09915792\_QUAL

4278897 44 4849904 44

#### 09915792 LIST

PLUS Search Results for S/N 09915792, Searched October 28, 2003

# 09915792\_LIST